embeded/FPGA - ALTERA2018. 2. 14. 21:28

라즈베리랑 GPIO로 통신하고 그러는 건 보이는데..

고속으로 데이터를 주고 받을 다른 방법은 없나..

(PC뿐만 아니라 라즈베리라던가..)


The USB interface to the DE0-nano is a USB-Blaster.

You can communicate from the host via a couple of mechanisms;


1) SLD Virtual JTAG core, and quartus_stp Tcl procedures

2) JTAG-to-Avalon-MM master and SystemConsole

3) Direct access via FTDI drivers 

[링크 : https://www.alteraforum.com/forum/showthread.php?t=32354]


Altera Virtual JTAG (altera_virtual_jtag) IP Core User Guide

[링크 : https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/ug_virtualjtag.pdf]


Bootable Embedded Systems for the DE0-Nano Board

[링크 : ftp://ftp.altera.com/up/pub/Intel_Material/16.0/Tutorials/DE0-Nano/Using_DE0-Nano_Flash.pdf]


Using the DE0-Nano ADC Controller - Using the ADC Controller with HAL 

[링크 : ftp://ftp.altera.com/.../12.1/Tutorials/DE0-Nano/Using_DE0-Nano_ADC.pdf]


DE0-Nano-SoC Computer System with Nios II

[링크 : ftp://ftp.altera.com/.../15.0/Computer_Systems/DE0-Nano-SoC/DE0-Nano-SoC_Computer_Nios.pdf]


Computer System for the Altera DE0-Nano Board

[링크 : ftp://ftp.altera.com/up/pub/Altera_Material/14.1/Computer_Systems/DE0-Nano/DE0-Nano_Computer.pdf]

[링크 : https://github.com/CatherineH/de0-nano-raspi-communication-demo]

'embeded > FPGA - ALTERA' 카테고리의 다른 글

Nios II / Floating Point Hardware 2  (0) 2018.02.26
quartus 2 Block Diagram/Schematic 으로 설계하기  (4) 2018.02.20
de0-nano communicate pc 로 검색결과  (0) 2018.02.14
Nios II 관련 링크  (0) 2018.02.13
Nios II 안된 이유가.. 설마..  (0) 2018.02.04
clock bridge  (0) 2018.02.03
Posted by 구차니

댓글을 달아 주세요