회사일2017. 7. 1. 21:33

LVDS보다 전압이 더 낮은 기분인데...?



The nominal signaling range is 0 V to 1.5 V, though variations are allowed, and signals may be single-ended or differential. It is designed for operation beyond 180 MHz.


The following classes are defined by standard EIA/JESD8-6 from EIA/JEDEC:


Class I (unterminated, or symmetrically parallel terminated)

Class II (series terminated)

Class III (asymmetrically parallel terminated)

Class IV (asymmetrically double parallel terminated)


[링크 : https://en.wikipedia.org/wiki/High-speed_transceiver_logic]

'회사일' 카테고리의 다른 글

레이저 프린터 백그라운드 현상(?)  (0) 2018.02.08
CAGE code / ECCN  (0) 2018.02.06
Rigid-Flex PCB  (0) 2017.06.09
이미지 센서 VDI VDO  (0) 2017.02.11
sdi bt.1120  (0) 2016.12.07
Posted by 구차니